## **REMARKS**

The Applicants thank the Examiner for the careful examination of this application and respectfully request the entry of the amendments indicated hereinabove.

Claims 4 and 7 are pending and rejected. In addition, Claims 4 and 7 are amended hereinabove.

In response to the objection to the Specification, the Applicants have amended the Abstract Of The Disclosure in accordance with the Examiner's suggestions. The Applicants respectfully traverse the Examiner's requirement to enclose the numerical references in parentheses. Such extra effort is not required by 37 CFR 1.72. In addition, contrary to the Examiners' statement on page 2, MPEP 608.01(b) does not require this amendment to the Abstract. In fact, none of the "Sample Abstracts" contained in MPEP 608.01(b) (page 600-67) contain numerical references in parentheses.

In response to the objection to the Claims, the Applicants have amended Claims 4 and 7 hereinabove. The Applicants respectfully traverse the Examiner's restriction requirement that precipitated this divisional and therefore these claim amendments. The Applicants reassert their election with traverse because, as the Applicants stated previously, "no reason exists for concluding that each Species has attained recognition in the art as a separate status or field of search." The Applicants submit that their position is supported by the fact that both divisionals

were prosecuted by the same Examiner as the parent case, both divisionals are being prosecuted in the same art unit, and both divisionals have pending Office Actions that are virtually identical to the pending Office Action in the parent case (the majority of the pending parent Office Action appears unchanged in the pending Office Actions of the two divisionals). Therefore, the Applicants fail to understand the justification for being forced to pay three application fees to have the three inventions of the full claim set of the initial patent application prosecuted by the USPTO.

Amended Claim 4 positively recites that the cap layer of the NMOS transistor is coupled to a majority of the top surface of the lightly doped drain but the cap layer is separated from the gate oxide. Amended Claim 4 also positively recites that the cap layer is comprised of a high dielectric constant material. These advantageously claimed features are not taught or suggested by the Tsuchiya et al. article, or the patents granted to lbok et al., Yu et al., or Xiang et al.; either alone or in combination.

Tsuchiya et al. teaches the use of a thin offset spacer (Fig. 1 and last two lines of column 1 of page 1), not the cap layer as advantageously claimed. The advantageously claimed cap layer (element 9 of the Applicant's Figure) runs the majority of the length of the LDD implant (element 12 of the Applicant's Figure). Conversely, the offset spacer taught by Tsuchiya et al. (Fig. 1) is a thin spacer that protects the channel under the gate but not the LDD implant. Moreover, Tsuchiya et al. teaches that the majority of the offset spacer is comprised of SiO<sub>2</sub> (last two lines of column 1 of page 1), not a high-k material as advantageously claimed.

7

lbok et al. teaches a tunnel oxide layer (not a high-k layer) that is a component of the gate stack (column 4 lines 24-25). In addition, lbok et al. teaches an insulating layer that is a component of the gate stack (column 4 line 26). The Applicants submit that lbok et al. does not teach or suggest the use of the advantageously claimed cap layer (element 9 of the Applicant's Figure). Furthermore, the Applicants submit that the lbok et al. teachings concerning the gate stack are irrelevant to the Applicants' advantageously claimed spacer region structure.

Yu et al. teaches a gate dielectric made of high-k material (column 3 lines 15-16). As noted above, the Applicants submit that teachings concerning the structure of the gate stack are irrelevant to the Applicants' advantageously claimed spacer region structure. Furthermore, the Applicants submit that Yu et al. teaches away from the advantageously claimed spacer structure because Yu et al. teaches the use of a spacer structure containing no high-k materials (column 4 lines 7 and 21-26).

Xiang et al. teaches a transistor structure that has a liner coupled to the gate oxide (FIGS. 1, 3B and 3C; column 5 lines 50-54). Therefore, Xiang et al. does not teach or suggest a cap layer separated from the gage oxide, as advantageously claimed.

Therefore, the Applicants respectfully traverse the Examiner's rejection of Claim 4 and respectfully assert that Claim 4 is patentable over the Tsuchiya et al.

article, or the patents granted to lbok et al., Yu et al., or Xiang et al.; either alone or in combination.

Amended Claim 7 positively recites that the cap layer of the NMOS transistor is coupled to a majority of the top surface of the lightly doped drain but the cap layer is separated from the gate oxide. Amended Claim 7 also positively recites that the cap layer is comprised of a high dielectric constant material. These advantageously claimed features are not taught or suggested by the Tsuchiya et al. article, and the patents granted to lbok et al., Yu et al., or Xiang et al.; either alone or in combination.

Tsuchiya et al. teaches the use of a thin offset spacer (Fig. 1 and last two lines of column 1 of page 1), not the cap layer as advantageously claimed. The advantageously claimed cap layer (element 9 of the Applicant's Figure) runs the majority of the length of the LDD implant (element 12 of the Applicant's Figure). Conversely, the offset spacer taught by Tsuchiya et al. (Fig. 1) is a thin spacer that protects the channel under the gate but not the LDD implant. Moreover, Tsuchiya et al. teaches that the majority of the offset spacer is comprised of SiO<sub>2</sub> (last two lines of column 1 of page 1), not a high-k material as advantageously claimed.

Ibok et al. teaches a tunnel oxide layer (not a high-k layer) that is a component of the gate stack (column 4 lines 24-25). In addition, Ibok et al. teaches an insulating layer that is a component of the gate stack (column 4 line 26). The Applicants submit that Ibok et al. does not teach or suggest the use of the advantageously claimed cap layer (element 9 of the Applicant's Figure).

Furthermore, the Applicants submit that the Ibok et al. teachings concerning the gate stack are irrelevant to the Applicants' advantageously claimed spacer region structure.

Yu et al. teaches a gate dielectric made of high-k material (column 3 lines 15-16). As noted above, the Applicants submit that teachings concerning the structure of the gate stack are irrelevant to the Applicants' advantageously claimed spacer region structure. Furthermore, the Applicants submit that Yu et al. teaches away from the advantageously claimed spacer structure because Yu et al. teaches the use of a spacer structure containing no high-k materials (column 4 lines 7 and 21-26).

Xiang et al. teaches a transistor structure that has a liner coupled to the gate oxide (FIGS. 1, 3B and 3C; column 5 lines 50-54). Therefore, Xiang et al. does not teach or suggest a cap layer separated from the gage oxide, as advantageously claimed.

Therefore, the Applicants respectfully traverse the Examiner's rejection of Claim 7 and respectfully assert that Claim 7 is patentable over the Tsuchiya et al. article, and the patents granted to lbok et al., Yu et al., or Xiang et al.; either alone or in combination.

For the reasons stated above, this application is believed to be in condition for allowance. Reexamination and reconsideration is requested.

Respectfully submitted,

Rose Alyssa Keagy

Attorney for Applicants

Reg. No. 35,095

Texas Instruments Incorporated P.O. BOX 655474, M/S 3999 Dallas, TX 75265 TELEPHONE - 972/917-4167 FAX - 972/917-4409/4418